AI & Tech
Maddx Developing Split-table Systolic Arrays to Bridge GPU-TPU Architecture Gap
Dwarkesh Patel Podcast
Reiner Pope – Chip design from the bottom up
What was said
"We've talked publicly about something which we call a susplittable systolic array, which is sort of, in some sense, you can think of as like big systolic arrays that can be small systolic arrays as well."
Pope disclosed that his company Maddx is developing what they call split-table systolic arrays, designed to combine the flexibility of GPU-style small compute units with the efficiency of TPU-style large arrays. This architectural innovation aims to capture advantages of both approaches while avoiding their respective trade-offs around data movement and area efficiency.
Verification status
Attributed speaker claim
Egleze verified who said this and where. The underlying claim has not been independently established by Egleze.
Source and context
Egleze verified who said this and where. The underlying claim has not been independently established by Egleze.
- Programme
- Dwarkesh Patel Podcast
- Episode
- Reiner Pope – Chip design from the bottom up
- Clip time
- 1:20:05
- Original source
- Watch the source segment →
From this episode
Dwarkesh Patel Podcast