← All stories
AI & Tech

NVIDIA Changed Performance Specs After Acknowledging Quadratic Bit Width Scaling

By Egleze Editorial Desk · Published July 11, 2026 · Dwarkesh Patel Podcast · Reiner Pope – Chip design from the bottom up
NVIDIA Changed Performance Specs After Acknowledging Quadratic Bit Width Scaling
Dwarkesh Patel Podcast
Dwarkesh Patel Podcast
Reiner Pope – Chip design from the bottom up

What was said

"NVIDIA made a change. Historically, up until B100 or B200, every time you have the bit precision, you double the flop count. That ratio is actually slightly wrong. It should be an even bigger, you should get an even bigger speedup than than you might otherwise think. NVIDIA's product specs have sort of started acknowledging that in B300 and beyond where the FP4 is 3 times faster than the FP8. Though it should be 4x."

Pope revealed that NVIDIA recently revised their published performance specifications to reflect the quadratic area scaling with bit precision. Previously, NVIDIA claimed 2x speedup when halving precision, but now advertises 3x for FP4 vs FP8 starting with B300 chips. Pope noted even this understates the theoretical advantage, which should be closer to 4x based on circuit area fundamentals.

Verification status

Attributed speaker claim

Egleze verified who said this and where. The underlying claim has not been independently established by Egleze.

Source and context

Egleze verified who said this and where. The underlying claim has not been independently established by Egleze.

Programme
Dwarkesh Patel Podcast
Episode
Reiner Pope – Chip design from the bottom up
Clip time
15:00
Original source
Watch the source segment →
From this episode
Dwarkesh Patel Podcast
Dwarkesh Patel Podcast

Reiner Pope – Chip design from the bottom up

May 22, 2026 · 5 Egleze moments
Read episode summary and key points →

More moments from this episode

AI & TechMaddx Developing Split-table Systolic Arrays to Bridge GPU-TPU Architecture Gap→AI & TechData Movement Costs Dominate Logic Operations by Factor of 7 to 1→AI & TechGPUs Are Arrays of Tiny TPUs with Different Trade-offs→AI & TechFPGA Energy Efficiency Not as Superior to ASICs as Commonly Assumed→
More stories More from Dwarkesh Patel Podcast